

Figure 1




Figure 1: Mastership circuitry

determined

| A_OBEY | B_OBEY | Phase | Controller to be Working | Comments |
|----------|----------|-------|--------------------------|---|
| None | None | N/A | A | Abnormal condition, included for completeness: normally one controller should want to be master |
| Clocking | None | N/A | A | Controller_B absent, faulted, or doesn't want to be master |
| None | Clocking | N/A | B | As above, but for Controller_A |
| Clocking | Clocking | IN | A | Both controllers are functioning correctly, and A is <i>determined</i> as the master controller |
| Clocking | Clocking | OUT | B | Both controllers are functioning correctly, and B is <i>determined</i> as the master controller |

Figure 2: Mastership rules with clocked mastership lines determination